target initiated terminationA mechanism of the PCI standard where the target of a data transfer is given the ability to terminate a data transfer between it and the bus master if the target device monopolizes the bus due to slow access time. Access time is measured in clock cycles, and the target will abort the data transfer once a predetermined number of clock cycles has been exceeded. The initial data transfer is allowed 16 clock cycles, and subsequent data transfers are allowed eight clock cycles. The target device will also terminate the transfer if it detects a collision on the bus. After the transfer has been terminated, the target device will issue a retry request to the PCI bus master.
Stay up to date on the latest developments in Internet terminology with a free weekly newsletter from Webopedia. Join to subscribe now.
The following facts and statistics capture the changing landscape of cloud computing and how service providers and customers are keeping up with... Read More »Facts about Computer Science: Education and Jobs
The following computer science facts and statistics provide a quick introduction to the changing trends in education and related careers. Read More »Texting & Chat Abbreviations
From A3 to ZZZ this guide lists 1,500 text message and online chat abbreviations to help you translate and understand today's texting lingo. Read More »
Learn about each of the five generations of computers and major technology developments that have led to the computing devices that we use... Read More »Computer Architecture Study Guide
Computer architecture provides an introduction to system design basics for most computer science students. Read More »Network Fundamentals Study Guide
Networking fundamentals teaches the building blocks of modern network design. Learn different types of networks, concepts, architecture and... Read More »